

Atty. Dkt. No. 039153-0223 (E0554)

This listing of claims will replace all prior versions, and listings, of claims in the application:

Listing of Claims:

1-17 (Cancelled)

C 1 18. (Original) An integrated circuit including a plurality of field effect transistors,
2 each of the transistors comprising:

3 a gate structure disposed over a channel;

4 a deep source region heavily doped with dopants of a first conductivity type;

5 a deep drain region heavily doped with dopants of the first conductivity type;

6 a source extension integral the deep source region; and

7 a drain extension integral the deep drain region, wherein the drain extension is deeper
8 than the source extension.

1 19. (Re-presented – Formerly Dependent Claim #19) ~~The integrated circuit of~~
2 ~~claim 18, An integrated circuit including a plurality of field effect transistors, each of the~~
3 transistors comprising:

4 a gate structure disposed over a channel;5 a deep source region heavily doped with dopants of a first conductivity type;6 a deep drain region heavily doped with dopants of the first conductivity type;7 a source extension integral the deep source region; and8 a drain extension integral the deep drain region, wherein the drain extension is deeper
9 than the source extension wherein the source extension is more heavily doped than the drain
10 extension.

Atty. Dkt. No. 039153-0223 (E0554)

1 20. (Original) The integrated circuit of claim 19, wherein the drain
2 extension is more than 80 nm thick and the source extension is less than 40 nm thick.

1 21. (Previously Added) An integrated circuit includes a gate structure disposed
2 over a channel, a deep source region heavily doped with dopants of a first conductivity type, a
3 deep drain region heavily doped with dopants of the first conductivity type, a source
4 extension integral the deep source region, and a drain extension integral the deep drain region,
5 wherein the drain extension is deeper than the source extension, wherein the integrated circuit
6 is manufactured by a method, comprising:

7 providing the gate structure between a source location and a drain location in a
8 semiconductor substrate;

9 providing an angled source extension implant in a direction from the source location
10 to the drain location;

11 providing an angled drain extension implant in a direction from the drain location to
12 the source location; and

13 providing a deep source/drain implant at the source location and the drain location.

1 22. (Previously Added) The integrated circuit of claim 21, further comprising
2 providing a pair of spacers abutting lateral sides of the gate structure before the deep source
3 drain implant.

1 23. (Previously Added) The integrated circuit of claim 22, wherein the providing
2 the source extension step is a low energy, high dose ion implantation step.

1 24. (Previously Added) The integrated circuit of claim 23, wherein the drain
2 extension implant step is a medium energy, high dose ion implantation step.

1 25. (Currently Amended) The integrated circuit of claim 24, wherein a the source
2 extension formed by the source extension step is shallower than a the drain extension formed
3 by the drain extension implant step.

Atty. Dkt. No. 039153-0223 (E0554)

1 26. (Previously Added) The integrated circuit of claim 25, wherein the source
2 extension has approximately 5 times the concentration of dopants of the drain extension.

1 27. (Previously Added) The integrated circuit of claim 25, wherein the source
2 extension has a concentration of 5×10^{19} - 1×10^{20} of dopants per centimeter cubed and the drain
3 extension has a concentration of 1×10^{19} - 5×10^{19} dopants per centimeter cubed.

1 28. (Previously Added) The integrated circuit of claim 25, wherein the drain
2 extension has a concentration between 1×10^{19} - 5×10^{19} dopants per centimeter cubed.

1 29. (Previously Added) The integrated circuit of claim 25, wherein the drain
2 extension is more than 80 nm deep.

1 30. (Previously Added) The integrated circuit of claim 27, wherein the gate
2 structure is associated with a N-channel or P-channel with MOSFET.

1 31. (Previously Amended) An ultra-large scale integrated circuit including a
2 plurality of field effect transistors, the field effect transistors comprising:

3 a gate structure on a top surface of a semiconductor substrate;

4 a source extension with dopants of a first conductivity type;

5 a drain extension with dopants of the first conductivity type; and

6 deep source and drain regions with dopants of the first conductivity type, wherein the
7 gate structure is between the source and drain regions, wherein the drain extension is deeper
8 than the source extension.

1 32. (Previously Amended) The integrated circuit of claim 31, further comprising:
2 a pair of spacers abutting lateral sides of the gate structure.

1 33. (Previously Added) The integrated circuit of claim 31, wherein the drain
2 extension is formed in a low dosage implant process.

Atty. Dkt. No. 039153-0223 (E0554)

1 34. (Previously Added) The integrated circuit of claim 31, wherein the source
2 extension is formed at an energy level of between 1-5 KeV.

1 35. (Previously Added) The integrated circuit of claim 31, wherein the drain
2 extension is formed at an energy level of between 5-15 KeV.

C 1 36. (Previously Amended) The integrated circuit of claim 31, wherein the deep
2 source and deep drain regions have a concentration of dopants between 10^{19} and 10^{20} dopants
3 per cc, the source extension has a concentration of dopants between 5×10^{19} and 10^{20} dopants
4 per cc, and the drain extension has a concentration of dopants between 1×10^{19} and 5×10^{19}
5 dopants.

1 37. (Previously Amended) The integrated circuit of claim 31, wherein the first
2 conductivity type is P-type or N-type.